PCT

(30) Priority data:

9018766.7

9NB (GB).

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5:

H01L 25/065

A2 (11) International Publication Number: WO 92/03848

(43) International Publication Date: 5 March 1992 (05.03.92)

GB

(21) International Application Number: PCT/GB91/01459
 (22) International Filing Date: 28 August 1991 (28.08.91)

(71) Applicant (for all designated States except US): LSI LOGIC EUROPE PLC [GB/GB]; Grenville Place, The Ring, Bracknell, Berkshire RG12 1BP (GB).

28 August 1990 (28.08.90)


Bracknell, Berkshire RG12 1BP (GB).

(72) Inventor; and
(75) Inventor/Applicant (for US only): MIAOULIS, Niko [GB/GB]; 6b Pier Road, Northfleet, Gravesend, Kent DA11

(74) Agent: THOMSON, Roger, Bruce; W.P. Thompson & Co., Eastcheap House, Central Approach, Letchworth, Hertfordshire SG6 3DS (GB). (81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), DK (European patent), ES (European patent), FR (European patent), GB, GB (European patent), GR (European patent), IT (European patent), JP, LU (European patent), NL (European patent), SE (European patent), US.

Published
Without international search report and to be republished
upon receipt of that report.

(54) Title: STACKING OF INTEGRATED CIRCUITS



(57) Abstract

An integrated circuit wafer (10) is made with a through-going plug (16) of electrically conductive material which protrudes above the wafer surface so that one can stack integrated circuits spaced from each other but interconnected electrically by the plugs (16) which extend therethrough in mutual contact.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MG	Madagascar
AU	Australia	FI	Finland	ML	Mali
BB	Barbados	FR	France	MN	Mongolia
BE	Belgium	GA	Gahon	MR	Mauritania
BF	Burking Faso	GB	United Kingdom	MW	Malawi
BC	Bulgaria	GN	Guinca	NL	Netherlands
BJ	Benin	GR	Greece	NO	Norway
BR	Brazil	HU	Hungary	PL	Poland
CA	Canada	IT	Italy	RO	Romania
CF	Central African Republic	JP	Japan	SD	Sudan
CG	Congo	KP	Democratic People's Republic	SE	Sweden
CH	Switzerland		of Korea	SN	Senegal
Ci	Côte d'Ivoire	KR	Republic of Korea	su+	Soviet Union
CM	Cameroon	LI	Liechtenstein	TD	Chad
CS	Czechoslovakia	LK	Sri Lanka	TG	Togo .
DE*	Germany	LU	Luxembourg	US	United States of America
DK	Denmark	MC	Monaco		

⁺ Any designation of "SU" has effect in the Russian Federation. It is not yet known whether any such designation has effect in other States of the former Soviet Union.

PCT/GB91/01459

5

10

15

20

25

30

35

STACKING OF INTEGRATED CIRCUITS

This invention relates to the stacking of a plurality of integrated circuits on top of each other, and also to the product of that process and the intermediate product which forms part of the stack.

It is an object of the present invention to provide a method of stacking integrated circuits one on top of another in such a manner that they are electrically connected together and also in such a way that the resulting product can be processed and packaged in the normal manner using conventional assembly methods.

In accordance with the present invention there is provided an integrated circuit comprising a substrate having holes therethrough, said holes being filled with plugs of electrically conductive material which protrude above the surface of the substrate on at least one face of the substrate.

The invention also includes a stack of integrated circuits wherein the circuits are spaced from each other by the protruding plugs and are electrically interconnected by one or more such plugs of conductive material.

Also in accordance with the invention there is provided a method of fabricating a wafer for an integrated circuit which comprises the steps of making a hole through a wafer with an electrically insulating surface layer in the hole, and filling the hole with an electrically conductive material to form a plug which protrudes above the surface of the wafer on at least one face of the wafer.

Also in accordance with the present invention there is provided a method of fabricating a wafer for an integrated circuit, comprising the steps of making a

į

5

10

15

20

25

30

35

well in the wafer with an electrically insulating surface layer, filling the well with a plug of electrically conductive material, grinding the wafer to remove the wafer material below the well thereby to expose the bottom of the electrically conductive material, and providing a protruding portion of electrically conductive material at at least one end of the plug.

In order that the invention may be more fully understood, one presently preferred embodiment will now be described by way of example and with reference to the accompanying drawings, in which:

Figs. 1 to 5 show the stages in the fabrication of the intermediate product of the invention; and

Fig. 6 shows a stack of individual integrated circuit chips.

As shown in Fig. 1, the first stage in the fabrication process of a silicon wafer 10 of initial thickness T is the creation of a plurality of deep wells 12 in the silicon wafer. These can be made by a suitable etching or cutting process. The wells 12 can be purpose-designed contact areas or existing bond pad sites, and the depth of the wells will depend upon the desired final wafer thickness.

As shown in Fig. 2, the internal surface of each well 12 is coated with a suitable insulating medium to form an insulating layer 14. If the wells are cut by a laser, with oxygen present, this will form a silicon oxide layer on the surface of the well, and in this case there will be no need for a separate insulating layer 14.

As shown in Fig. 3, the wells 12 are then filled with a suitable electrically conductive material 16, up to the top surface of the wafer, to form a plug.

5

10

15

20

25

Next, the underside of the wafer 10 is ground away to reduce the wafer to a lesser thickness t. This exposes the conductive material 16 at the back surface of the wafer, as shown in Fig. 4.

Next, as shown in Fig. 5, the back of the wafer is covered by a suitable layer 18 of electrically insulating material and holes are made through this to the electrical contacts which are constituted by the plugs of electrically conductive material 16. this, the back contact areas are covered by a "bump" of suitable electrically conductive material in order form a protruding pad 20. This pad 20 c ables the fabricated wafer to become one component i.. a block or stack of wafers as shown in Fig. 6. With each pad 20 contacting the top surf: : of the plug of the adjacent chip one has an electrical contact which extends through the plurality of chips and forms a continuous A suitable wire bond 22 can be through contact. connected to the through contact plug. The individual chips can be stacked together after wafer sawing, or a combination of different chips can be combined together.

Although in the embodiment described above the protruding pad is at the bottom of the wafer, one could alternatively or additionally provide a protruding pad at the upper face of the wafer.

30

WO 92/03848 PCT/GB91/01459

CLAIMS:

5

10

20

25

1. An integrated circuit comprising a substrate having holes therethrough, said holes being filled with plugs of electrically conductive material which protrude above the surface of the substrate on at least one face of the substrate.

į.

- 2. An integrated circuit as claimed in claim 1, in which the plugs protrude above a surface of the substrate which is otherwise covered with a layer of electrically insulating material.
- 3. An integrated circuit as claimed in claim 1 or 2, in which the holes have an electrically insulating surface layer.
- 4. A stack of integrated circuits as claimed in any preceding claim, wherein the circuits are spaced from each other by the protruding plugs and are electrically interconnected by one or more such plugs of conductive material.
 - 5. A method of fabricating a wafer for an integrated circuit which comprises the steps of making a hole through a wafer with an electrically insulating surface layer in the hole, and filling the hole with an electrically conductive material to form a plug which protrudes above the surface of the wafer on at least one face of the wafer.
- 6. A method of fabricating a wafer for an integrated circuit, comprising the steps of making a well in the wafer with an electrically insulating surface layer, filling the well with a plug of electrically conductive material, grinding the wafer to remove the wafer material below the well thereby to expose the bottom of the electrically conductive material, and providing a protruding portion of electrically conductive material at at least one end of

PCT/GB91/01459

the plug.

7. A method as claimed in claim 6, which includes coating the wafer material around the exposed bottom of the plug with a layer of electrically insulating material.

10

5


15


20


25


30

35












FIG. 5




FIG. 6

PCT

(30) Priority data:

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁵ :		(11) International Publication Number	: WO 92/03848	
H01L 25/065	A3	(43) International Publication Date:	5 March 1992 (05.03.92)	

PCT/GB91/01459 (21) International Application Number: (81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), DK (European patent), ES (European patent), FR (European patent), GB, GB (European patent), GR (European patent), IT (European patent), JP, LU (European (22) International Filing Date: 28 August 1991 (28.08.91)

patent), NL (European patent), SE (European patent), US.

9018766.7 28 August 1990 (28.08.90) GB

(71) Applicant (for all designated States except US): LSI LOGIC EUROPE PLC [GB/GB]; Grenville Place, The Ring, Bracknell, Berkshire RG12 1BP (GB).

(72) Inventor; and

(75) Inventor/Applicant (for US only): MIAOULIS, Niko [GB/ GB]; 6b Pier Road, Northfleet, Gravesend, Kent DA11 9NB (GB).

(74) Agent: THOMSON, Roger, Bruce; W.P. Thompson & Co., Eastcheap House, Central Approach, Letchworth, Hertfordshire SG6 3DS (GB).

Published

With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of


amendments.

(88) Date of publication of the international search report:

23 July 1992 (23.07.92)

(54) Title: STACKING OF INTEGRATED CIRCUITS

į



(57) Abstract

An integrated circuit wafer (10) is made with a through-going plug (16) of electrically conductive material which protrudes above the wafer surface so that one can stack integrated circuits spaced from each other but interconnected electrically by the plugs (16) which extend therethrough in mutual contact.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT

AT	Austria	ES	Spain	MG	Madagascar
AU	Australia	FI	Umland	MI.	Mali
BB	Bartralos	FR	France	MN	Mongolia
8E	Belgium	GA	Gahon	MR	Mauritania
BF	Burkina Fasi	GB	United Kingdom	MW	Malawi
BC	Bulgaria	CN	Ciainea	NL	Netherlands
BJ	Benin	GR	Greece	NO	Norway
BR	Brazil	HU	Hungary	PL.	Poland
CA	Canada	IT	Italy	RO	Romania
CF	Central African Republic	JP	Japan	RU	Russian Federation
CG	Congo	KP	Democratic People's Republic	SD	Sudan
CH	Switzerland		of Korea	SE	Sweden
CI	Côte d'Ivoire	KR	Republic of Korea	SN	Senegal
CM	Cameroon	LI	Liechtenstein	SU	Soviet Union
CS	Czechoslovakia	l.K	Sri Lanka	TD	Chad
DE	Germany	LU	Luxembourg	TG	Togo
DK	Denmark	MC	Монисо	US	United States of America

INTERNATIONAL SEARCH REPORT

International Application No.

PCT/GB 91/01459

I. CLASSIF	ICATION OF SUBJE	CT MATTER (if several classification	symbols apply, indicate all)*	
According to Int.Cl		Classification (IPC) or to both National H 01 L 25/065	Classification and IPC	
II. FIELDS	SEARCHED			
		Minimum Docu	mentation Searched?	
Classificati	on System		Classification Symbols	
Int.Cl	.5	H 01 L		
			er than Minimum Documentation to are included in the Fields Searched [®]	
III. DOCU		D TO BE RELEVANT		
Category °	Citation of De	ocument, 11 with indication, where appro-	priate, of the relevant passages 12	Relevant to Claim No.13
х		314437 (LASER DYNAMI see whole document	CS) 3 May	1-5
X	Január line 2	897708 (K. CLEMENTS) y 1990, see column 3, 2; column 5, lines 29	line 6 - column 4,	1-5
X	DE,A,3233195 (MITSUBISHI DENKI) 17 March 1983, see whole document			1,2,4
"A" doc	isidered to be of partic	neral state of the art which is not	"I" later document published after the inters or priority date and not in conflict with t cited to understand the principle or theo invention "X" document of particular relevance; the cir	the application but ry underlying the
filitication of the second of	ng date nament which may thro ch is cited to establish ution or other special r cument referring to an er means	w doubts on priority claim(s) or the publication date of another eason (as specified) oral disclosure, use, exhibition or to the international filing date but	cannot be considered novel or cannot be involve an inventive step "Y" document of particular relevance; the cir cannot be considered to involve an inventive accument is combined with one or more ments, such combination being obvious in the art. "&" document member of the same patent fa	considered to simed invention tive step when the other such docu- to a person skilled
IV. CERTI	FICATION			
		the International Search	Date of Mailing of this International Sec	urch Report
	12-12-	1991	1 2. 06. 9	32
Internations	i Searching Authority		Signature of Matherized Officer	
EUROPEAN PATENT OFFICE			Dan	ielle van der Haas

FURTHER WITCH A TON A	International Ar	cation Me. PCT/ GB91/01459
FURTHER INFORMATION CONTINU	JED FROM THE SECOND SHEET	
l l		
		1
		4
		1
		j
İ		
		j
		j
		ļ
		į (
,		
		1
V. OBSERVATION WHERE CER	TAIN CLAIMS WERE FOUND UNSEARCHABLE	
	established in respect of certain claims under Article 17(2)(a) for	r the following ressons:
Claim numbers Authority, namely:	because they relate to subject matter	r not required to be searched by this
		Í
		į
		·
2. Claim numbers	because they relate to parts of the in	ternational application that do not comply
with the prescribed requirements to s	uch an extent that no meaningful international search can be car	med out, specifically:
. 🗖		
3. Lad Claim numbers the second and third sentences of PC	Decause they are dependent claims a	ind are not drafted in accordance with
	· Naid C. N.C.J.	
VIX OBSERVATIONS WHERE UN	TY OF INVENTION IS LACKING 2	
STATE OF THE PART OF		
	nultiple inventions in this International application as follows:	·
1. Claims 1-5	_	
2. Claims 6,7	For further infor	mation
- , -	please see form P	CT/ISA/206
	dated by 14.02.19	
1. As all required additional search fees	were timely paid by the applicant, this international search repo	
of the International application	y para ay ara appareant, tris international search rape	ri covers all seerchable claims
2. As only some of the maximal relatives		1
those claims of the international angi-	il search fees were timely paid by the applicant, this internation; cation for which fees were paid, specifically claims:	ol search report covers only
	And was here' share cast & CISILUS.	
∟ Σ1		
3. Me required additional search fees we	re timely paid by the applicant. Consequently, this international s	search moort is method
the impeter Ami		
the invention first mentioned in the cli	ir : it is covered by claim numbers:	
the invention first mentioned in the cli	IP:: It is covered by claim numbers:	
	ir": it is covered by claim numbers: rched without effort justifying an additional fee, the international	
As all searchable claims could be see invite payment of any additional fee. Remark on Protest	rched without effort justifying an additional fee, the International	
As all searchable claims could be see invite payment of any additional fee. Remark on Protest	rched without effort justifying an additional fee, the International	
As all searchable claims could be see invite payment of any additional fee. Remark on Protest The additional search fees were accompany.	rched without effort justifying an additional fee, the International panied by applicant's protest.	
As all searchable claims could be see invite payment of any additional fee. Remark on Protest	rched without effort justifying an additional fee, the International panied by applicant's protest.	
As all searchable claims could be see invite payment of any additional fee. Remark on Protest The additional search fees were accompany.	rched without effort justifying an additional fee, the International panied by applicant's protest.	

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON INTERNATIONAL PATENT APPLICATION NO.

GB 9101459

SA 50890

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on 26/05/92.

The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report	Publication date	Pater men	nt family nber(s)	Publication date
EP-A- 0314437	03-05-89	JP-A-	2001152	05-01-90
US-A- 4897708	30-01-90	US-A-	4954875	04-09-90
DE-A- 3233195	17-03-83	JP-A-	58043554	14-03-83
t				
		•		

PORM PORT

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
Потивр.

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.